View MT28F322D18_5447375.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 2 meg x 16 async/page/burst flash memory ?2002, micron technology, inc. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 2 meg x 16 async/page/burst flash memory products and specifications discussed herein are subject to change by micron without notice. flash memory mt28f322d20 MT28F322D18 low voltage, extended temperature 0.18m process technology ball assignment 58-ball fbga features ? flexible dual-bank architecture ? support for true concurrent operation with zero latency ? read bank a during program bank b and vice versa ? read bank a during erase bank b and vice versa basic configuration: seventy-one erasable blocks ? bank a (8mb for data storage) ? bank b (24mb for program storage) v cc , v cc q, v pp voltages ? 1.70v (min), 1.90v (max) v cc , v cc q (MT28F322D18 only) ? 1.80v v cc , v cc q (min); 2.20v v cc (max)and 2.25v v cc q (max) (mt28f322d20 only) ? 0.9v (typ) v pp (in-system program/erase) ? 12v 5% (hv) v pp tolerant (factory programming compatibility) random access time: 70ns/80ns @ 1.70v v cc burst mode read access (mt28f322d20) ? max clock rate: 54 mhz ( t clk = 18.5ns) ? burst latency: 70ns @ 1.80v v cc and 54 mhz ? t aclk: 17ns @ 1.80v v cc and 54 mhz page mode read access 1 ? eight-word page ? interpage read access: 70ns/80ns @ 1.80v ? intrapage read access: 30ns @ 1.80v low power consumption (v cc = 2.20v) ? asynchronous read < 15ma (max) ? standby < 50a ? automatic power saving feature (aps) enhanced write and erase suspend options ? erase-suspend-to-read within same bank ? program-suspend-to-read within same bank ? erase-suspend-to-program within same bank dual 64-bit chip protection registers for security purposes cross-compatible command support ? extended command set ? common flash interface program/erase cycle ? 100,000 write/erase cycles per block note: 1. data based on mt28f322d20 device. 2. a ?5? in the part mark represents two different frequencies: 54 mhz (mt28f322d20) or 52 mhz (MT28F322D18) a b c d e f g 1 2 3 4 5 6 7 8 top view (ball down) a11 a12 a13 a15 v cc q v ss dq7 a18 a17 a19 wp# dq1 dq9 v cc q v pp rst# we# dq12 dq2 dq10 dq3 v ss a20 wait# dq6 dq13 dq5 a4 a3 a2 a1 a0 oe# v ss q a6 a5 a7 ce# dq0 dq8 a8 a9 a10 a14 dq15 dq14 v ss q v cc clk adv# a16 dq4 dq11 v cc note: see page 7 for ball description table. see page 43 for mechanical drawing. options marking ? timing 70ns access -70 80ns access -80 frequency 54 mhz 5 2 40 mhz 4 no burst operation none boot block configuration top t bottom b package 58-ball fbga (8 x 7 ball grid) fh operating temperature range extended (-40oc to +85oc) et part number example: mt28f322d20fh-804 bet
2 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory general description the mt28f322d20 and MT28F322D18 are high- performance, high-density, nonvolatile flash memory solutions that can significantly improve system perfor- mance. this new architecture features a two-memory- bank configuration that supports dual-bank operation with no latency. a high-performance bus interface allows a fast burst or page mode data transfer; a conventional asynchro- nous bus interface is provided as well. the devices allow soft protection for blocks, as read- only, by configuring soft protection registers with dedi- cated command sequences. for security purposes, two 64-bit chip protection registers are provided. the embedded word write and block erase functions are fully automated by an on-chip write state machine (wsm). two on-chip status registers, one for each of the two memory partitions, can be used to moni- tor the wsm status and to determine the progress of the program/erase task. the erase/program suspend functionality allows compatibility with existing eeprom emulation software packages. the devices are manufactured using 0.18 m process technology. please refer to the micron web site ( www.micron.com/ flash ) for the latest data sheet. architecture and memory organization the flash devices contain two separate banks of memory (bank a and bank b ) for simultaneous read and write operations and are available in the following bank segmentation configuration: bank a is one-fourth of the memory containing 8 x 4k-word parameter blocks, while the remainder of bank a is split into 15 x 32k-word blocks. bank b represents three-fourths of the memory, is equally sectored, and contains 48 x 32k-word blocks. figures 2 and 3 show the bottom and top memory organizations. device marking due to the size of the package, micron?s standard part number is not printed on the top of each device. instead, an abbreviated device mark comprised of a five-digit alphanumeric code is used. the abbreviated device marks are cross referenced to the micron part numbers in table 1. table 1 cross reference for abbreviated device marks product sample mechanical part number marking marking sample marking mt28f322d20fh-705 tet fw546 fx546 fy546 mt28f322d20fh-705 bet fw547 fx547 fy547 mt28f322d20fh-804 tet fw548 fx548 fy548 mt28f322d20fh-804 bet fw549 fx549 fy549 MT28F322D18fh-705 tet fw558 fx558 fy558 MT28F322D18fh-705 bet fw559 fx559 fy559 MT28F322D18fh-804 tet fw543 fx543 fy543 MT28F322D18fh-804 bet fw542 fx542 fy542
3 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory part numbering information micron?s low-power devices are available with sev- eral different combinations of features (see figure 1). table 2 valid part number combinations boot block burst operating access starting frequency temperature part number time (ns) address (mhz) range mt28f322d20fh-705 bet 70 bottom 54 -40 o c to +85 o c mt28f322d20fh-705 tet 70 top 54 -40 o c to +85 o c mt28f322d20fh-804 bet 80 bottom 40 -40 o c to +85 o c mt28f322d20fh-804 tet 80 top 40 -40 o c to +85 o c MT28F322D18fh-705 bet 70 bottom 52 -40 o c to +85 o c MT28F322D18fh-705 tet 70 top 52 -40 o c to +85 o c MT28F322D18fh-804 bet 80 bottom 40 -40 o c to +85 o c MT28F322D18fh-804 tet 80 top 40 -40 o c to +85 o c figure 1 part number chart valid combinations of features and their corresponding part numbers are listed in table 2. mt 28f 322 d20 fh-80 4 b et micron technology flash family 28f = dual-supply flash density/organization/banks 322 = 32mb (2,048k x 16) bank a = 1/4; bank b = 3/4 access time -70 = 70ns -80 = 80ns read mode operation d = asynchronous/page/burst read package code fh = 58-ball fbga (8 x 7 grid) operating temperature range et = extended (-40oc to +85oc) burst mode frequency blank = none 4 = 40 mhz 5 = 54 mhz (mt28f322d20) or 52 mhz (MT28F322D18) boot block starting address b = bottom boot t = top boot operating voltage range 18 = 1.70v?1.90v 20 = 1.80v?2.20v v cc 20 = 1.80v?2.25v v cc q
4 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory functional block diagram address input buffer bsm x dec y/z dec data input buffer output multiplexer address cnt wsm output buffer status reg. wsm program/ erase pump voltage generators address latch dq0?dq15 dq0?dq15 csm rst# adv# wait# clk ce# x dec y/z dec we# oe# i/o logic a0?a20 address multiplexer bank 2 blocks y/z gating/sensing data register bank 1 blocks y/z gating/sensing id reg. rcr block lock device id manufacturer?s id otp query pr lock query/otp pr lock
5 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory bank b = 24mb block block size address range (k-bytes/k-words) (x16) 70 64/32 1f8000h-1fffffh 69 64/32 1f0000h-1f7fffh 68 64/32 1e8000h-1effffh 67 64/32 1e0000h-1e7fffh 66 64/32 1d8000h-1dffffh 65 64/32 1d0000h-1d7fffh 64 64/32 1c8000h-1cffffh 63 64/32 1c0000h-1c7fffh 62 64/32 1b8000h-1bffffh 61 64/32 1b0000h-1b7fffh 60 64/32 1a8000h-1affffh 59 64/32 1a0000h-1a7fffh 58 64/32 198000h-19ffffh 57 64/32 190000h-197fffh 56 64/32 188000h-18ffffh 55 64/32 180000h-187fffh 54 64/32 178000h-17ffffh 53 64/32 170000h-177fffh 52 64/32 168000h-16ffffh 51 64/32 160000h-167fffh 50 64/32 158000h-15ffffh 49 64/32 150000h-157fffh 48 64/32 148000h-14ffffh 47 64/32 140000h-147fffh 46 64/32 138000h-13ffffh 45 64/32 130000h-137fffh 44 64/32 128000h-12ffffh 43 64/32 120000h-127fffh 42 64/32 118000h-11ffffh 41 64/32 110000h-117fffh 40 64/32 108000h-10ffffh 39 64/32 100000h-107fffh 38 64/32 0f8000h-0fffffh 37 64/32 0f0000h-0f7fffh 36 64/32 0e8000h-0effffh 35 64/32 0e0000h-0e7fffh 34 64/32 0d8000h-0dffffh 33 64/32 0d0000h-0d7fffh 32 64/32 0c8000h-0cffffh 31 64/32 0c0000h-0c7fffh 30 64/32 0b8000h-0bffffh 29 64/32 0b0000h-0b7fffh 28 64/32 0a8000h-0affffh 27 64/32 0a0000h-0a7fffh 26 64/32 098000h-097fffh 25 64/32 090000h-097fffh 24 64/32 088000h-087fffh 23 64/32 080000h-087fffh bank a = 8mb block block size address range (k-bytes/k-words) (x16) 22 64/32 078000h-07ffffh 21 64/32 070000h-077fffh 20 64/32 068000h-067fffh 19 64/32 060000h-067fffh 18 64/32 058000h-05ffffh 17 64/32 050000h-057fffh 16 64/32 048000h-04ffffh 15 64/32 040000h-047fffh 14 64/32 038000h-03ffffh 13 64/32 030000h-037fffh 12 64/32 028000h-02ffffh 11 64/32 020000h-027fffh 10 64/32 018000h-01ffffh 9 64/32 010000h-017fffh 8 64/32 008000h-00ffffh 7 8/4 007000h-007fffh 6 8/4 006000h-006fffh 5 8/4 005000h-005fffh 4 8/4 004000h-004fffh 3 8/4 003000h-003fffh 2 8/4 002000h-002fffh 1 8/4 001000h-001fffh 0 8/4 000000h-000fffh figure 2 bottom boot block device
6 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory bank b = 24mb block block size address range (k-bytes/k-words) (x16) 47 64/32 178000h-17ffffh 46 64/32 170000h-177fffh 45 64/32 168000h-16ffffh 44 64/32 160000h-167fffh 43 64/32 158000h-15ffffh 42 64/32 150000h-157fffh 41 64/32 148000h-14ffffh 40 64/32 140000h-147fffh 39 64/32 138000h-13ffffh 38 64/32 130000h-137fffh 37 64/32 128000h-12ffffh 36 64/32 120000h-127fffh 35 64/32 118000h-11ffffh 34 64/32 110000h-117fffh 33 64/32 108000h-10ffffh 32 64/32 100000h-107fffh 31 64/32 0f8000h-0fffffh 30 64/32 0f0000h-0f7fffh 29 64/32 0e8000h-0effffh 28 64/32 0e0000h-0e7fffh 27 64/32 0d8000h-0dffffh 26 64/32 0d0000h-0d7fffh 25 64/32 0c8000h-0cffffh 24 64/32 0c0000h-0c7fffh 23 64/32 0b8000h-0bffffh 22 64/32 0b0000h-0b7fffh 21 64/32 0a8000h-0affffh 20 64/32 0a0000h-0a7fffh 19 64/32 098000h-09ffffh 18 64/32 090000h-097fffh 17 64/32 088000h-08ffffh 16 64/32 080000h-087fffh 15 64/32 078000h-07ffffh 14 64/32 070000h-077fffh 13 64/32 068000h-06ffffh 12 64/32 060000h-067fffh 11 64/32 058000h-05ffffh 10 64/32 050000h-057fffh 9 64/32 048000h-04ffffh 8 64/32 040000h-047fffh 7 64/32 038000h-03ffffh 6 64/32 030000h-037fffh 5 64/32 028000h-02ffffh 4 64/32 020000h-027fffh 3 64/32 018000h-01ffffh 2 64/32 010000h-017fffh 1 64/32 008000h-00ffffh 0 64/32 000000h-007fffh bank a = 8mb block block size address range (k-bytes/k-words) (x16) 70 8/4 1ff000h-1fffffh 69 8/4 1fe000h-1fefffh 68 8/4 1fd000h-1fdfffh 67 8/4 1fc000h-1fcfffh 66 8/4 1fb000h-1fbfffh 65 8/4 1fa000h-1fafffh 64 8/4 1f9000h-1f9fffh 63 8/4 1f8000h-1f8fffh 62 64/32 1f0000h-1f7fffh 61 64/32 1e8000h-1effffh 60 64/32 1e0000h-1e7fffh 59 64/32 1d8000h-1dffffh 58 64/32 1d0000h-1d7fffh 57 64/32 1c8000h-1cffffh 56 64/32 1c0000h-1c7fffh 55 64/32 1b8000h-1bffffh 54 64/32 1b0000h-1b7fffh 53 64/32 1a8000h-1affffh 52 64/32 1a0000h-1a7fffh 51 64/32 198000h-19ffffh 50 64/32 190000h-197fffh 49 64/32 188000h-18ffffh 48 64/32 180000h-187fffh figure 3 top boot block device
7 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory ball descriptions 58-ball fbga numbers symbol type description e8, d8, c8, b8, a0?a20 input address inputs: inputs for the addresses during read and write a8, b7, a7, c7, operations. addresses are internally latched during read and write a2, b2, c2, a1, cycles. b1, c1, d2, d1, d4, b6, a6, c6, b3 b4 clk input clock: synchronizes the flash memory to the system operating frequency during synchronous burst mode read operations. when configured for synchronous burst mode reads, address is latched on the first rising (or falling, depending upon the read configuration register setting) clk edge when adv# is active or upon a rising adv# edge, whichever occurs first. clk is ignored during asynchronous access read and write operations and during read page access operations. 1 c4 adv# input address valid: indicates that a valid address is present on the address inputs. addresses are latched on the rising edge of adv# during read and write operations. adv# may be tied active during asynchronous read and write operations. 1 a5 v pp input program/erase enable: [0.9v?1.95v or 11.4v?12.6v] operates as input at logic levels to control complete device protection. provides factory programming compatibility when driven to 11.4v?12.6v. e7 ce# input chip enable: activates the device when low. when ce# is high, the device is disabled and goes into standby power mode. f8 oe# input output enable: enables the output buffers when low. when oe# is high, the output buffers are disabled. c5 we# input write enable: determines if a given cycle is a write cycle. if we# is low, the cycle is either a write to the command state machine (csm) or to the memory array. b5 rst# input reset: when rst# is a logic low, the device is in reset mode, which drives the outputs to high-z and resets the write state machine. when rst# is at logic high, the device is in standard operation. when rst# transitions from logic low to logic high, the device resets all blocks to locked and defaults to the read array mode. d6 wp# input write protect: controls the lock down function of the flexible locking feature. f7, e6, e5, g5, dq0?dq15 input/ data inputs/outputs: inputs array data on the second ce# and we# e4, g3, e3, g1, output cycle during program command. inputs commands to the command g7, f6, f5, f4, user interface when ce# and we# are active. dq0?dq15 output data d5, f3, f2, e2 when ce# and oe# are active. d3 wait# output wait: provides data valid feedback during continuous burst read access. the signal is gated by oe# and ce#. this signal is always kept at a valid logic level. note: 1. the clk and adv# inputs can be tied to v ss if the device is always operating in asynchronous or page mode. the wait# signal can be ignored when operating in asynchronous or page mode, as it is always held at logic ?1? or ?0,? depending on the rcr8 setting (see table 8). (continued on next page)
8 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory ball descriptions (continued) 58-ball fbga numbers symbol type description a4, g4 v cc supply device power supply: [1.70v?1.90v (MT28F322D18) or 1.80v?2.20v (mt28f322d20)] supplies power for device operation. e1, g6 v cc q supply i/o power supply: [1.70v?1.90v (MT28F322D18) or 1.80v?2.25v (mt28f322d20)] supplies power for input/output buffers. g2, g8 v ss q supply i/o ground. do not float any ground ball. a3, f1 v ss supply do not float any ground ball. c3, d7 ? ? contact ball is not physically present.
9 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory command state machine (csm) commands are issued to the command state ma- chine (csm) using standard microprocessor write tim- ings. the csm acts as an interface between external microprocessors and the internal write state machine (wsm). the available commands are listed in table 3, their definitions are given in table 4, and their descrip- tions in table 5. program and erase algorithms are automated by an on-chip wsm. (for more specific information about the csm transition states, see micron technical note tn-28-33, ?command state machine de- scription and command definition.? once a valid program/erase command is entered, the wsm executes the appropriate algorithm, which gen- erates the necessary timing signals to control the device internally to accomplish the requested operation. a com- mand is valid only if the exact sequence of writes is completed. after the wsm completes its task, the wsm status bit (sr7) (see table 7) is set to a logic high level (1), allowing the csm to respond to the full command set again. operations device operations are selected by entering a standard jedec 8-bit command code with conventional micro- processor timings into an on-chip csm through i/os dq0?dq7. the number of bus cycles required to activate a command is typically one or two. the first operation is always a write. control signals ce#, adv#, and we# must be at a logic low level (v il ), and oe# and rst# must be at logic high (v ih ). the second operation, when needed, can be a write or a read depending upon the command. during a read operation, control signals ce#, adv#, and oe# must be at a logic low level (v il ), and we# and rst# must be at logic high (v ih ). table 6 illustrates the bus operations for all the modes: write, read, reset, standby, and output disable. when the device is powered up, internal reset cir- cuitry initializes the chip to a read array mode of opera- tion. changing the mode of operation requires that a command code be entered into the csm. for each one of the two memory partitions, an on-chip status register is available. these two registers allow the progress of the various operations that can take place on a memory bank to be monitored. one of the two status registers is inter- rogated by entering a read status register com- mand onto the csm (cycle 1), specifying an address within the memory partition boundary, and reading the register data on i/os dq0?dq7 (cycle 2). status register bits sr0- sr7 correspond to dq0?dq7 (see table 7). command definition once a specific command code has been entered, the wsm executes an internal algorithm, generating the nec- essary timing signals to program, erase, and verify data. see table 4 for the csm command definitions and data for each of the bus cycles. status register the status register allows the user to determine whether the state of a program/erase operation is pending or complete. the status register is monitored by toggling oe# and ce# and reading the resulting status code on i/os dq0?dq7. the high-order i/os (dq8?dq15) table 3 command state machine codes for device mode selection command dq0?dq7 code on device mode 40h/10h program setup/alternate program setup 20h block erase setup 50h clear status register 60h protection configuration setup 60h set read configuration register 70h read status register 90h read protection configuration register 98h read query b0h program/erase suspend c0h protection register program/lock d0h program/erase resume ? erase confirm ffh read array
10 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory table 4 command definitions first bus cycle second bus cycle command operation address 1 data operation address 1 data 1 read array write wa ffh read protection configuration register write ia 90h read ia id read status register write ba 70h read x srd clear status register write ba 50h read query write qa 98h read qa qd block erase setup write ba 20h write ba d0h program setup/alternate program setup write wa 40h/10h write wa wd program/erase suspend write ba b0h program/erase resume ? erase confirm write ba d0h lock block write ba 60h write ba 01h unlock block write ba 60h write ba d0h lock down block write ba 60h write ba 2fh protection register program write pa c0h write pa pd protection register lock write lpa c0h write lpa fffdh set read configuration register write rcd 60h write rcd 03h are set to 00h internally, so only the low-order i/os (dq0?dq7) need to be interpreted. address lines select the status register pertinent to the selected memory partition. register data is updated and latched on the falling edge of adv# or rising (falling) clk when adv# is low during synchronous burst mode or on the falling edge of oe# or ce#, whichever occurs last. latching the data prevents errors from occurring if the register input changes during a status register monitoring. the status register provides the internal state of the wsm to the external microprocessor. during periods when the wsm is active, the status register can be polled to determine the wsm status. table 7 defines the status register bits. after monitoring the status register during a pro- gram/erase operation, the data appearing on dq0?dq7 remains as status register data until a new command is issued to the csm. to return the device to other modes of operation, a new command must be issued to the csm. command state machine operations the csm decodes instructions for read array, read protection configuration register, read query, read status register, clear status register, program, erase, erase sus- pend, erase resume, program suspend, program resume, lock block, unlock block and lock down block, chip pro- tection program, and set read configuration register. the 8-bit command code is input to the device on dq0?dq7 (see table 3 for csm codes and table 4 for command definitions). during a program or erase cycle, the csm informs the wsm that a program or erase cycle has been requested. during a program cycle, the wsm controls the pro- gram sequences and the csm responds to a program suspend command only. note: 1. ba: address within the block ia: identification code address id: identification code data lpa: lock protection register address pa: protection register address pd: data to be written at the location pa qa: query code address qd: query code data rcd: data to be written in the read configuration register srd: data read from the status register wa: word address of memory location to be written, or read wd: data to be written at the location wa x: ?don?t care?
11 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory table 5 command descriptions code device mode bus cycle description 10h alt. program setup first operates the same as program setup command 20h erase setup first prepares the csm for the erase confirm command. if the next command is not an erase confirm command, the command will be ignored, and the bank will go to read status mode and wait for another command. 40h program setup first a two-cycle command: the first cycle prepares for a program operation, and the second cycle latches addresses and data and initiates the wsm to execute the program algorithm. the flash outputs status register data on the rising edge of adv#, or on the rising clock edge when adv# is low during synchronous burst mode, or on the falling edge of oe# or ce#, whichever occurs first. 50h clear status first the wsm can set the block lock status (sr1), v pp status (sr3), program register status (sr4), and erase status (sr5) bits in the status register to ?1,? but it cannot clear them to ?0.? issuing this command clears those bits to ?0.? 60h protection first prepares the csm for changes to the block locking status. if the next configuration command is not block unlock, block lock or block lock down setup the command will be ignored, and the device will go to read status mode. set read first puts the device into the set read configuration mode so that it will configuration be possible to set the option bits related to burst read mode. register 70h read status first this command places the device into a read status register mode. register reading the device will output the contents of the status register for the addressed bank. the device will automatically enter this mode for the addressed bank after a program or erase operation has been initiated. 90h read protection first puts the device into the read protection configuration mode so that configuration reading the device will output the manufacturer/device codes, block lock status, protection register, or protection register lock status. 98h read query first puts the device into the read query mode so that reading the device will output common flash interface information. b0h program/erase first issuing this command will suspend the currently executing program/ suspend erase operation. the status register will indicate when the operation has been successfully suspended by setting either the program suspend (sr2) or erase suspend (sr6), and the wsm status bit (sr7) to a ?1? (ready). the wsm will continue to idle in the suspend state, regardless of the state of all input control signals except rst#, which will immediately shut down the wsm and the remainder of the chip if rst# is driven to v il . c0h program device first writes a specific code into the device protection register. protection register lock device first locks the device protection register; data can no longer be changed. protection register (continued on next page)
12 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory table 5 command descriptions (continued) code device mode bus cycle description d0h erase confirm second if the previous command was an erase setup command, then the csm will close the address and data latches, and it will begin erasing the block indicated on the address pins. during programming/erase, the device will respond only to the read status register, program suspend, or erase suspend commands. it will output status register data on the rising edge of adv#, or on the rising clock edge when adv# is low during synchronous burst mode, or on the falling edge of oe# or ce#, whichever occurs last. program/erase first if a program or erase operation was previously suspended, this resume command will resume the operation. ffh read array first during read array mode, array data will be output on the data bus. 01h lock block second if the previous command was protection configuration setup, the csm will latch the address and lock the block indicated on the address bus. 03h read configuration second if the previous command was set read configuration register, register data the configuration bits presented on the address bus will be stored into the read configuration register. 2fh lock down second if the previous command was protection configuration setup, the csm will latch the address and lock down the block indicated on the address bus. d0h unlock block second if the previous command was protection configuration setup, the csm will latch the address and unlock the block indicated on the address bus. if the block had been previously set to lock down, this operation will have no effect. 00h invalid/reserved unassigned command that should not be used.
13 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory ister, the protection register, and pr lock status. two bus cycles are required for this operation: the chip identifica- tion data is read by entering the command code 90h on dq0?dq7 to the bank containing address 00h and the identification code address on the address lines. control signals ce#, adv#, and oe# must be at a logic low level (v il ), and we# and rst# must be at a logic high level (v ih ) to read data from the protection configuration reg- ister. data is available on dq0?dq15. after data is read from the protection configuration register, the read array command, ffh, must be issued to the bank con- taining address 00h prior to issuing other commands. see table 12 for further details. read query the read query mode outputs common flash interface (cfi) data when the device is read (see table 16). two bus cycles are required for this operation. it is possible to access the query by writing the read query command code 98h on dq0?dq7 to the bank containing address 0h. control signals ce#, adv#, and oe# must be at a logic low level (v il ) and we# and rst# must be at a logic high level (v ih ) to read data from the query. the cfi data structure contains information such as block size, den- sity, command set, and electrical specifications. to re- turn to read array mode, write the read array command code ffh on dq0?dq7. read status register the status register is read by entering the command code 70h on dq0?dq7. two bus cycles are required for this operation: one to enter the command code and a second to read the status register. the address for both cycles must be in the same partition. in a read cycle, the address is latched on the rising edge of the adv# signal. register data is updated and latched on the falling edge of adv# or rising (falling) clk when adv# is low during burst mode, or on the falling edge of oe# or ce#, which- ever occurs last. during an erase cycle, the csm responds to an erase suspend command only. when the wsm has com- pleted its task, the wsm status bit (sr7) is set to a logic high level and the csm responds to the full command set. the csm stays in the current command state until the microprocessor issues another command. the wsm successfully initiates an erase or pro- gram operation only when v pp is within its correct volt- age range. clear status register the internal circuitry can set, but not clear, the block lock status bit (sr1), the v pp status bit (sr3), the program status bit (sr4), and the erase status bit (sr5) of the status register. the clear status register command (50h) allows the external microprocessor to clear these status bits and synchronize to the internal operations. when the status bits are cleared, the device returns to the read array mode. read operations the following read operations are available: read array, read protection configuration regis- ter, read query and read status register. read array the array is read by entering the command code ffh on dq0?dq7. control signals ce#, adv#, and oe# must be at a logic low level (v il ) and we# and rst# must be at a logic high level (v ih ) to read data from the array. data is available on dq0?dq15. any valid address within any of the blocks selects that address and allows data to be read from that address. upon initial power-up or device reset, the device defaults to the read array mode. read protection configuration data the read protection configuration mode outputs five types of information: the manufacturer/device identi- fier, the block locking status, the read configuration reg-
14 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory status bit # status register bit description sr7 write state machine status (wsms) check write state machine bit first to determine word 1 = ready program or block erase completion, before checking program 0 = busy or erase status bits. sr6 erase suspend status (ess) when erase suspend is issued, wsm halts execution and 1 = block erase suspended sets both wsms and ess bits to ?1.? ess bit remains set to ?1? 0 = block erase in until an erase resume command is issued. progress/completed sr5 erase status (es) when this bit is set to ?1,? wsm has applied the maximum 1 = error in block erasure number of erase pulses to the block and is still unable to 0 = successful block erase verify successful block erasure. sr4 program status (ps) when this bit is set to ?1,? wsm has attempted but failed to 1 = error in program program a word. 0 = successful program sr3 v pp status (v pp s) the v pp status bit does not provide continuous indication of 1 = v pp low detect, operation the v pp level. the wsm interrogates the v pp level only after abort the program or erase command sequences have been entered 0 = v pp = ok and informs the system if v pp < 0.9v. the v pp level is also checked before the program/erase is verified by the wsm. sr2 program suspend status (pss) when program suspend is issued, wsm halts execution and 1 = program suspended sets both wsms and pss bits to ?1.? pss bit remains set to ?1? 0 = program in progress/completed until a program resume command is issued. sr1 block lock status (bls) if a program or erase operation is attempted to one of the 1 = program/erase attempted on a locked blocks, this is set by the wsm. the operation specified locked block; operation aborted is aborted and the device is returned to read status mode. 0 = no operation to locked blocks sr0 reserved for future enhancement this bit is reserved for future use. table 7 status register bit definitions wsms ess es ps v pp s pss bls r 76543210 table 6 bus operations mode rst# ce# adv# oe# we# address dq0?dq15 read (array, status registers, v ih v il v il v il v ih xd out device identification register, or query) standby v ih v ih xxxx high-z output disable v ih v ih xxxx high-z reset v il xxxxx high-z write v ih v il v il v ih v il xd in
15 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory programming operations there are two csm commands for programming: program setup and alternate program setup (see table 3). after the desired command code is entered (10h or 40h command code on dq0?dq7), the wsm takes over and correctly sequences the device to complete the pro- gram operation. monitoring of the write operation is possible through the status register (see the status regis- ter section). during this time, the csm responds only to a program suspend command until the program operation has been completed, after which all commands to the csm become valid again. the program opera- tion can be suspended by issuing a program suspend command (b0h). once the wsm has reached the sus- pend state, it allows the csm to respond only to read array, read status register, read protection configuration, read query, program setup, or program resume. during the program suspend operation, array data should be read from an address other than the one being programmed. to resume the program operation, a program resume command (d0h) must be issued to cause the csm to clear the suspend state previously set (see figure 4 for program- ming operation and figure 5 for program suspend and program resume). taking rst# to v il during programming aborts the program operation. during programming, v pp must remain in the appropriate v pp voltage range as shown in the recommended operating conditions table. erase operations an erase operation must be used to initialize all bits in an array block to ?1s.? after block erase confirm is issued, the csm responds only to an erase suspend command until the wsm completes its task. block erasure inside the memory array sets all bits within the address block to logic 1s. erase is accom- plished only by blocks; data at single address locations within the array cannot be erased individually. the block to be erased is selected by using any valid address within that block. block erasure is initiated by a command se- quence to the csm: block erase setup (20h) followed by block erase confirm (d0h) (see figure 6). a two- command erase sequence protects against accidental erasure of memory contents. when the block erase confirm command is com- plete, the wsm automatically executes a sequence of events to complete the block erasure. during this se- quence, the block is programmed with logic 0s, data is verified, all bits in the block are erased to logic 1 state, and finally verification is performed to ensure that all bits are correctly erased. the erase operation may be moni- tored through the status register (see the status register section). during the execution of an erase operation, the erase suspend command (b0h) can be entered to di- rect the wsm to suspend the erase operation. once the wsm has reached the suspend state, it allows the csm to respond only to the read array, read status regis- ter, read query, read chip protection con- figuration, program setup, program resume, erase resume and lock setup (see the block locking section). during the erase suspend operation, array data must be read from a block other than the one being erased. to resume the erase operation, an erase re- sume command (d0h) must be issued to cause the csm to clear the suspend state previously set (see figure 7). it is also possible to suspend an erase in any bank and initiate a write to another block in the same bank. after the completion of a write, an erase can be resumed by writing an erase resume command.
16 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory yes no full status register check (optional) no yes program suspend? sr7 = 1? issue program setup command and word address start word program passed v pp range error word program failed full status register check flow read status register bits issue word address and word data program suspend loop 1 yes no sr1 = 0? yes no sr3 = 0? yes no sr4 = 0? word program completed read status register bits program attempted on a locked block figure 4 automated word programming flowchart note: 1. full status register check can be done after each word or after a sequence of words. 2. sr3 must be cleared before attempting additional program/erase operations. 3. sr4 is cleared only by the clear status register command, but it does not prevent additional program operation attempts. bus operation command comments write write data = 40h or 10h program addr = add ress of word to be setup programmed write write data = w ord to be data programmed addr = address of word to be programmed read status register data toggle oe# or ce# to update status register. standby check sr7 1 = ready, 0 = busy repeat for subsequent words. write ffh after the last word programming operation to reset the device to read array mode. bus operation command comments standby check sr1 1 = detect locked block standby check sr3 2 1 = detect v pp low standby check sr4 3 1 = word program error
17 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory issue read array command program complete finished reading ? issue program resume command yes yes no no sr2 = 1? start program resumed read status register bits issue program suspend command yes no sr7 = 1? figure 5 program suspend/ program resume flowchart bus operation command comments write program d ata = b0h suspend read status register data toggle oe# or ce# to update status register. standby check sr7 1 = ready standby check sr2 1 = suspended write read data = ffh array read read data from block other than that being programmed write program data = d0h resume
18 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory yes no full status register check (optional) no yes erase suspend? sr 7 = 1? start block erase passed v pp range error block erase failed full status register check flow read status register bits erase suspend loop 1 yes no sr1 = 0? yes no yes no block erase completed read status register bits erase attempted on a locked block sr3 = 0? sr5 = 0? issue erase setup command and block address issue block erase confirm command and block address figure 6 block erase flowchart note: 1. full status register check can be done after each block or after a sequence of blocks. 2. sr3 must be cleared before attempting additional program/erase operations. 3. sr5 is cleared only by the clear status register command in cases where multiple blocks are erased before full status is checked. bus operation command comments write write data = 20h erase block addr = address setup within block to be erased write erase d ata = d0h block addr = address within block to be erased read status register data toggle oe# or ce# to update status register. standby check sr7 1 = ready, 0 = busy repeat for subsequent blocks. write ffh after the last block erase operation to reset the device to read array mode. bus operation command comments standby check sr1 1 = detect locked block standby check sr3 2 1 = detect v pp block standby check sr5 3 1 = block erase error
19 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory read program issue read array command program loop erase complete read or program? yes no issue erase resume command read or program complete? yes no sr6 = 1? start erase continued read status register bits issue erase suspend command 2 (note 1) yes no sr7 = 1? figure 7 erase suspend/erase resume flowchart note: 1. see word programming flowchart for complete programming procedure. 2. see block erase flowchart for complete erasure procedure. bus operation command comments write erase data = b0h suspend read status register data toggle oe# or ce# to update status register. standby check sr7 1 = ready standby check sr6 1 = suspended write read data = ffh array read read data from block other than that being erased. write erase data = d0h resume
20 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory figure 8 read-while-write concurrency bank a 1 - erasing/writing to bank a 2 - erasing in bank a can be suspended, and a write to another block in bank a can be initiated. 3 - after the write in that block is complete, an erase can be resumed by writing an erase resume command. 1 - reading bank a bank b 1 - reading from bank b 1 - erasing/writing to bank b 2 - erasing in bank b can be suspended, and a write to another block in bank b can be initiated. 3 - after the write in that block is complete, an erase can be resumed by writing an erase resume command. read-while-write/erase concurrency it is possible for the device to read from one bank while erasing/writing to another bank. once a bank en- ters the write/erase operation, the other bank auto- matically enters read array mode. for example, during a read concurrency operation, if a program/erase command is issued in bank a , then bank a changes to the read status mode and bank b defaults to the read array mode. the device will read from bank b if the latched address resides in bank b (see figure 8). similarly, if a program/erase command is issued in bank b , then bank b changes to read status mode and bank a defaults to read array mode. when returning to bank a , the device will read program/erase status if the latched address resides in bank a . a correct bank address must be specified to read status register after returning from con- current read in the other bank. when reading the cfi or the chip protection register, concurrent operation is not allowed on the top boot device. concurrent read of the cfi or the chip protec- tion register is only allowed when a program or erase operation is performed on bank b on the bottom boot device. for a bottom boot device, reading of the cfi table or the chip protection register is only allowed if bank b is in read array mode. for a top boot device, reading of the cfi table or the chip protection register is only allowed if bank a is in read array mode. read configuration register (rcr) mode the set read configuration register com- mand is a write operation to the read configuration register (rcr). it is a two-cycle command sequence. read configuration setup is written, followed by a second write that specifies the data to be written to the read configura- tion register. the data is placed on the address bus a0?a15, and it is latched on the rising edge of adv#, ce#, or we#, whichever occurs first. the read configuration provides the read mode (burst, synchronous, or asyn- chronous), burst order, latency counter, and burst length. after executing this command, the device returns to read array mode. read configuration the device supports three read configurations: asyn- chronous, synchronous burst mode, and page mode. the bit rcr15 (see table 9) in the read configuration register sets the read configuration. asynchronous random mode is the default read mode. at power-up, the rcr is set to bbcfh. status registers and the device identification register support asynchronous and single synchronous read operations only.
21 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory bit # description function 15 read mode (rm) 0 = synchronous burst access mode 1 = asynchronous/page access mode (default) 14 reserved default = 0 13-11 latency counter (lc) sets the number of clock cycles before valid data out: 000 = code 0 - reserved 001 = code 1 - reserved 010 = code 2 011 = code 3 100 = code 4 101 = code 5 - reserved 110 = code 6 - reserved 111 = code 7 - reserved (default) 10 reserved default = 0 9 hold data out (hdo) sets the data output configuration: 0 = hold data for one clock 1 = hold data for two clocks (default) 8 wait configuration (wc) controls the behavior of the wait# output signal: 0 = wait# asserted during delay 1 = wait# asserted one data cycle before delay (default) 7 burst sequence (bs) specifies the order in which data is addressed in synchronous burst mode: 0 = interleaved 1 = linear (default) 6 clock configuration (cc) defines the clock edge on which the burst operation starts and data is referenced: 0 = falling edge 1 = rising edge (default) 5-4 reserved default = 0 3 burst wrap (bw) 0 = burst wraps within the burst length 1 = burst no wrap (default) 2-0 burst length (bl) sets the number of words the device will output in burst mode: 001 = 4 words 010 = 8 words 111 = continuous burst (default) table 8 read configuration register rm r lc2 lc1 lc0 r hdo wc 15 14 13 12 11 10 9 8 bs cc r r bw bl2 bl1 bl0 76543210
22 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory latency counter the latency counter provides the number of clocks that must elapse after adv# is set active before data will be available. this value depends on the input clock fre- burst cpu/ wait state logic dq0?dq15 wait# MT28F322D18 MT28F322D18 dq0?dq15 wait# ready # data . . bus data wired or figure 11 wired or wait# configuration figure 9 latency counter clk dq0?dq15 hold data 1 clk valid output valid output valid output valid output dq0?dq15 hold data 2 clk valid output valid output a0?a20 v ih v il adv# v ih v il dq0 ? dq15 clk v ih v il v oh v ol code 2 code 3 code 4 dq0 ? dq15 v oh v ol dq0 ? dq15 v oh v ol valid output valid output valid output valid output valid output valid output valid output valid output valid output valid output valid output valid output valid address undefined figure 10 hold data output configuration quency. see table 9 for the specific input clock frequency configuration code. see figure 9 also. table 9 clock frequency vs. first access latency max latency clk cycles sync frequency period configuration for first access (mhz) (ns) counter data time (ns) -705 20 50 2 3 150 30 33 3 4 132 54 1 18.5 4 5 92.5 -804 20 50 2 3 150 30 33 3 4 132 40 25 4 5 125 note: 1. maximum frequency for the MT28F322D18fh-705 device is 52 mhz.
23 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory hold data output configuration the hold data output configuration specifies for how many clocks data will be held valid. (see figure 10.) wait# configuration the wait configuration bit, rcr8, sets the behavior of the wait# output signal. the wait# signal can be active during an output delay or one data cycle before delay when continuous burst length is enabled. wait# = 1 indicates valid data when rcr8 = 0. wait# = 0 indicates invalid data when rcr8 = 0. the setting of wait before or wait during rcr8 will depend on the system and cpu characteristic. if rcr3 = 1 (no wrap mode), then wait# can also be enabled in a four- or eight-word burst if the no-wrap burst crosses the first eight-word boundary. a flash controller (cpu) is able to use this output signal to drive banks of the devices. an internal 1m ? pull-up resistor holds wait# = 1 and allows wired or?ing multiple bank configurations, as shown in figure 11. burst sequence the burst sequence specifies the address order of the data in synchronous burst mode. it can be programmed as either linear or interleaved burst order. continuous burst length only supports linear burst order. see table 10 for more details. table 10 sequence and burst length starting no 4-word 8-word continuous address wrap wrap burst length burst length burst . (dec) rcr3 rcr3 linea r interleaved linear interleaved linear 0 0 0-1-2-3 0-1-2-3 0-1-2-3-4-5-6-7 0-1-2-3-4-5-6-7 0-1-2-3-4-5-6-? 1 0 1-2-3-0 1-0-3-2 1-2-3-4-5-6-7-0 1-0-3-2-5-4-7-6 1-2-3-4-5-6-7-? 2 0 2-3-0-1 2-3-0-1 2-3-4-5-6-7-0-1 2-3-0-1-6-7-4-5 2-3-4-5-6-7-8-? 3 0 3-0-1-2 3-2-1-0 3-4-5-6-7-0-1-2 3-2-1-0-7-6-5-4 3-4-5-6-7-8-9-? 4 0 4-5-6-7-0-1-2-3 4-5-6-7-0-1-2-3 4-5-6-7-8-9-10-? 5 0 5-6-7-0-1-2-3-4 5-4-7-6-1-0-3-2 5-6-7-8-9-10-11-? 6 0 6-7-0-1-2-3-4-5 6-7-4-5-2-3-0-1 6-7-8-9-10-11-12-? 7 0 7-0-1-2-3-4-5-6 7-6-5-4-3-2-1-0 6-7-8-9-10-11-12-13-? ... ... ... ... ... ... ... ... 14 0 14-15-16-17-18-19-20-.. 15 0 15-16-17-18-19-20-21-.. ... ... ... ... ... ... ... ... 0 1 0-1-2-3 na 0-1-2-3-4-5-6-7 na 0-1-2-3-4-5-6-? 1 1 1-2-3-4 na 1-2-3-4-5-6-7-8 na 1-2-3-4-5-6-7-? 2 1 2-3-4-5 na 2-3-4-5-6-7-8-9 na 2-3-4-5-6-7-8-? 3 1 3-4-5-6 na 3-4-5-6-7-8-9-10 na 3-4-5-6-7-8-9-? 4 1 4-5-6-7-8-9-10-11 na 4-5-6-7-8-9-10-? 51 5-6-7-8-9-10-11-12 na 5-6-7-8-9-10-11? 61 6-7-8-9-10-11-12-13 na 6-7-8-9-10-11-12? 71? 7-8-9-10-11-12-13-14 na 7-8-9-10-11-12-13? ... ... ... ... ... ... ... ... 14 1 ... 14-15-16-17-18-19-20-? 15 1 15-16-17-18-19-20-21-?
24 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory clock configuration the clock configuration configures the starting burst cycle, output data, and wait# signal to be asserted on the rising or falling edge of the clock. burst wrap the burst wrap option, rcr3, signals if a four- or an eight-word linear burst access wraps within the burst length or whether it crosses the eight-word boundary. in wrap mode (rcr3 = 0) the four- or eight-word access will wrap within the four or eight words, respectively. in no- wrap mode (rcr3 = 1), the device operates similarly to a continuous burst. for example, in a four-word burst, no- wrap mode, the possible linear burst sequences that do not assert wait# are: 0-1-2-3 8-9-10-11 1-2-3-4 9-10-11-12 2-3-4-5 10-11-12-13 3-4-5-6 11-12-13-14 4-5-6-7 12-13-14-15 the worst-case delay is seen at the end of the eight- word boundary: 7-8-9-10 and 15-16-17-18. in a four- word burst, wrap mode, no wait# is asserted, and the possible wrap sequences are: 0-1-2-3 5-6-7-4 1-2-3-0 6-7-4-5 2-3-0-1 7-4-5-6 3-0-1-2 8-9-10-11 4-5-6-7 9-10-11-8 etc. when the continuous burst option is selected, the inter- nal address wraps to 000000h if the device is read past the last address. burst length the burst length defines the number of words the device outputs. the device supports a burst length of four or eight words. the device can also be set in continuous burst mode. in this mode the device linearly outputs data until the internal burst counter reaches the end of the burstable address space. rcr2 sets the burst length. continuous burst length during continuous burst mode operation, the flash memory may have an output delay when the burst se- quence crosses the first eight-word boundary. also, in four- or eight-word bursts with the burst wrap set to no wrap (rcr3 = 1), the flash memory may have an output delay when the burst sequence crosses the first eight- word boundary. the starting address dictates whether or not a delay occurs. if the starting address is aligned with an eight-word boundary, the delay is not seen. for a four- word burst, if the starting address is aligned with a four- word boundary, a delay is not seen. if the starting address is at the end of an eight-word boundary, the output delay is the maximum delay, equal to the latency counter setting. the delay happens only once during a continuous burst access. if the burst never crosses an eight-word boundary, the wait# is not asserted. the wait# informs the system if this output delay occurs. wait# signal in burst mode in the continuous burst mode or in the four- or eight- word burst mode with no wrap (rcr3 = 1), the output wait# informs the system when data is valid. when wait# is asserted during delay (rcr8 = 0), wait# = 1 indicates valid data, and wait# = 0 indicates invalid data. if rcr8 = 0, wait# is asserted on the same cycle on which the delay occurs. if rcr8 = 1, wait# is asserted one cycle before the delay occurs. block locking the flash devices provide a flexible locking scheme that allows each block to be individually locked or un- locked with no latency. the devices offer two-level protection for the blocks. the first level allows software-only control of block lock- ing (for data, which needs to be changed frequently), while the second level requires hardware interaction be- fore locking can be changed (code which does not require frequent updates). control signals wp#, dq1, and dq0 define the state of a block; for example, state [001] means wp# = 0, dq1 = 0 and dq0 = 1. table 11 defines all of the possible locking states. note: all blocks are software-locked upon comple- tion of a power-up sequence. locked state after a power-up sequence completion, or after a reset sequence, all blocks are locked (states [001] or [101]). this means full protection from alteration. any pro- gram or erase operations attempted on a locked block will return an error on bit sr1 of the status register. the status of a locked block can be changed to unlocked or lock down using the appropriate software commands. writing the lock command sequence, 60h followed by 01h, can lock an unlocked block. unlocked state unlocked blocks (states [000], [100], [110]) can be programmed or erased. all unlocked blocks return to the locked state when the device is reset or powered down. an unlocked block can be locked or locked down using the appropriate software command sequence, 60h fol- lowed by d0h (see table 4).
25 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory locked down state blocks that are locked down (state [011]) are pro- tected from program and erase operations, but their protection status cannot be changed using software com- mands alone. a locked or unlocked block can be locked down by writing the lock down command sequence, 60h followed by 2fh. locked down blocks revert to the locked state when the device is reset or powered down. the lock down function is dependent on the wp# input. when wp# = 0, blocks in lock down [011] are protected from program, erase, and lock status changes. when wp# = 1, the lock down function is disabled ([111]), and locked down blocks can be individually unlocked by a software command to the [110] state, where they can be erased and programmed. these blocks can then be relocked [111] and unlocked [110] as desired while wp# remains high. when wp# goes low, blocks that were previously locked down return to the locked down state [011] regardless of any changes made while wp# was high. device reset or power-down resets all locks, in- cluding those in lock down, to locked state (see table 12). reading a block?s lock status the lock status of every block can be read in the read device identification mode. to enter this mode, write 90h to the bank containing address 00h. subsequent reads at block address +00002 will output the lock status of that block. the lowest two outputs, dq0 and dq1, represent the lock status. dq0 indicates the block lock/unlock sta- tus and is set by the lock command and cleared by the unlock command. it is also automatically set when entering lock down. dq1 indicates lock down status and is set by the lock down command. it can only be cleared by reset or power-down, not by software. table 11 shows the locking state transition scheme. the read array command, ffh, must be issued to the bank con- taining address 00h prior to issuing other commands. locking operations during erase suspend changes to block lock status can be performed during an erase suspend by using the standard locking com- mand sequences to unlock, lock, or lock down. this is useful in the case when another block needs to be up- dated while an erase operation is in progress. to change block locking during an erase operation, first write the erase suspend command (b0h), then check the status register until it indicates that the erase operation has been suspended. next, write the desired lock command sequence to block lock, and the lock sta- tus will be changed. after completing any desired lock, read, or program operations, resume the erase op- eration with the erase resume command (d0h). if a block is locked or locked down during an erase suspend operation on the same block, the lock- ing status bits will be changed immediately. then, when the erase is resumed, the erase operation will com- plete. a locking operation cannot be performed during a program suspend. table 11 block locking state transition erase/prog lock wp# dq1 dq0 name allowed lock unlock down 0 0 0 unlocked yes to [001] no change to [011] 0 0 1 locked (default) no no change to [000] to [011] 0 1 1 lock down no no change no change no change 1 0 0 unlocked yes to [101] no change to [111] 1 0 1 locked no no change to [100] to [111] 1 1 0 lock down yes to [111] no change to [111] disabled 1 1 1 lock down no no change to [110] no change disabled
26 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory item address 2 data manufacturer code (x16) 00000h 002ch device code 00001h top boot configuration 44b4h bottom boot configuration 44b5h block lock configuration xx002h lock block is unlocked dq0 = 0 block is locked dq0 = 1 block is locked down dq1 = 1 read configuration register 00005h rcr chip protection register lock 80h pr lock chip protection register 1 81h?84h factory data chip protection register 2 85h?88h user data note: 1. other locations within the configuration address space are reserved by micron for future use. 2. ?xx? specifies the block address of lock configuration. chip protection register a 128-bit chip protection register can be used to fulfill the security considerations in the system (preventing the device substitution). the 128-bit security area is divided into two 64-bit segments. the first 64 bits are programmed at the manu- facturing site with a unique 64-bit unchangeable num- ber. the other segment is left blank for customers to program as desired. (see figure 12). reading the chip protection register the chip protection register is read in the device iden- tification mode. to enter this mode, load the 90h com- mand to the bank containing address 00h. once in this mode, read cycles from addresses shown in table 12 retrieve the specified information. to return to the read array mode, write the read array command (ffh). the read array command, ffh, must be issued to the bank containing address 00h prior to issuing other commands. programming the chip protection register the first 64 bits (pr1) of the protection register (ad- dresses 81h?84h) are programmed with a unique identi- fier at the factory. dq0 of the pr lock register (address 80h) is programmed to a ?0? state, locking the first 64 bits and preventing any further programming. the second 64 bits (pr2) is a user area (addresses 85h? 88h), where the user can program any information into this area as long as dq1 of the pr lock register remains unprogrammed. after dq1 of the pr lock register is programmed, no further programming is allowed on pr2. the programming sequence is similar to array program- ming except that the protection register pro- gramming setup command (c0h) is issued instead of an array programming setup command (40h), fol- lowed by the data to be programmed at addresses 85h? 88h. to program the pr lock bit for pr2 (to prevent further programming), use the above sequence on address 80h, with data of fffdh (dq1 = 0). table 12 chip configuration addressing 1 figure 12 protection register memory map 4 words factory-programmed 4 words user-programmed pr lock 0 88h 85h 84h 81h 80h
27 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory asynchronous read mode the asynchronous read mode is the default read con- figuration state. to use the device in an asynchronous- only application, adv# and clk must be tied to v ss and wait# should be floated. toggling the address lines from a0 to a20, the access is purely random ( t aa). the adv# signal needs to be toggled to latch the address, the ce# signal needs to go low, and the oe# signal needs to go low. in this case the data is placed on the data bus and the processor is ready to receive the data. synchronous burst read mode the burst read mode is used to achieve a faster data rate than is possible with asynchronous read mode. the rising edge of the clock clk is used to latch the address with ce# and adv# low (see timing diagram: single synchronous read operation). the burst read configu- ration is set in the read configuration register, where frequency, data output, wait# signal, burst sequence, clock, and burst length are configured setting the related bits. all blocks in both banks are burstable. the burst read works across the bank boundary in the following way: 1. in read operation there is no bank boundary as far as burst access is concerned. if, for example, burst starts in bank a , the application can keep clocking until bank boundary is reached and then read from bank b . if the application keeps clocking beyond bank b last location, then the internal counter restarts from bank a first address. (see figure 13.) bank a start address bank boundary bank a bank b 0 00000h bank a end address 0 7ffffh bank b start address 0 80000h bank b end address 1 fffffh figure 13 bank boundary wrapping (bottom boot example) 2. if one bank is in program or erase mode and the application starts burst access in that bank, then the status register data is returned. the internal address counter is incremented at every clock pulse. 3. if burst is started in one bank and the bank boundary is crossed, and the other bank is in program or erase mode, then the status register data is returned as the first location of the bank. if the application keeps clocking, the internal address counter gets incremented at every clock cycle. if bank end is crossed, then data from the other bank is returned as shown in figure 13.
28 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory asynchronous page read mode after power-up or reset, the device operates in page mode over the whole memory array. the page size can be customized at the factory to four or eight words as re- quired; but if no specification is made, the normal size is eight words. the initial portion of the page mode cycle is the same as the asynchronous access cycle. holding ce# low and toggling addresses a0?a2 allows random ac- cess of other words in the page. v pp /v cc program and erase voltages the flash devices provide in-system programming and erase with v pp in the 0.9v?2.2v range (v pp 1 ). the 12v v pp (v pp 2 ) mode programming is offered for compatibil- ity with existing programming equipment. the device can withstand 100,000 write/erase op- erations when v pp = v pp 1 or 100 write/erase operations and 10 cumulative hours when v pp = v pp 2 . in addition to the flexible block locking, the v pp programming voltage can be held low for absolute hard- ware write protection of all blocks in the flash device. when v pp is below v pplk , any program or erase opera- tion will result in an error, prompting the corresponding status register bit (sr3) to be set. during write and erase operations, the wsm moni- tors the v pp voltage level. write/erase operations are allowed only when v pp is within the ranges specified in table 13. when v cc is below v lko or v pp is below v pplk , any write/erase operation will be prevented. standby mode i cc supply current is reduced by applying a logic high level on ce# and rst# to enter the standby mode. in the standby mode, the outputs are high-z. applying a cmos logic high level on ce# and rst# reduces the current to i cc 4 (max). if the device is deselected during an erase operation or during programming, the device continues to draw current until the operation is complete. automatic power save mode (aps) substantial power savings are realized during periods when the array is not being read and the device is in the active mode. during this time the device switches to the automatic power save mode. when the device switches to this mode, i cc is reduced to a level comparable to i cc 4 . further power savings can be realized by applying a logic high level to ce# to place the device in standby mode. the low level of power is maintained until another opera- tion is initiated. in this mode, the i/os retain the data from the last memory address read until a new address is read. this mode is entered automatically if no address or control signals toggle. device reset to correctly reset the flash devices, the rst# signal must be asserted (rst# = v il ) for a minimum of t rp. after reset, the devices can be accessed for a read operation with a delayed access time of t rwh from the rising edge of rst#. the circuitry used for generating the rst# signal needs to be common with the rest of the system reset to ensure that correct system initialization occurs. please refer to the timing diagram for further details. power-up sequence the following power-up sequence is recommended to properly initialize internal chip operations: at power-up, rst# should be kept at v il for 2 s after v cc reaches v cc (min). v cc q should not come up before v cc . v pp should be kept at v il to maximize data integrity. when the power-up sequence is completed, rst# should be brought to v ih . to ensure a proper power-up, the rise time of rst (10%?90%) should be < 10s. table 13 v pp range (v) min max in system (v pp 1 ) 0.9 2.25 in factory (v pp 2 ) 11.4 12.6
29 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory recommended operating conditions parameter symbol min max units notes operating temperature t a -40 +85 o c v cc supply voltage (mt28f322d20) v cc 1.80 2.20 v v cc supply voltage (MT28F322D18) v cc 1.70 1.90 v i/o supply voltage (mt28f322d20) v cc q 1.80 2.25 v i/o supply voltage (MT28F322D18) v cc q 1.70 1.90 v v pp voltage v pp 1 0.9 2.25 v v pp in-factory programming voltage v pp 2 11.4 12.6 v block erase cycling (v pp = v pp 1 ) ? 100,000 cycles block erase cycling (v pp = v pp 2 ) ? 100 cycles 1 absolute maximum ratings* voltage to any ball except v cc and v pp with respect to v ss ........................ -0.5v to +2.45v v pp voltage (for block erase and program with respect to v ss ) .................... -0.5v to +13.5v** v cc and v cc q supply voltage with respect to v ss ........................ -0.3v to +2.45v output short circuit current ................................ 100ma operating temperature range ................ -40 o c to +85 o c storage temperature range .................. -55 o c to +125 o c soldering cycle ............................................. 260 o c for 10s *stresses greater than those listed under ?absolute maxi- mum ratings? may cause permanent damage to the de- vice. this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect reliability. **maximum dc voltage on v pp may overshoot to +13.5v for periods < 20ns. figure 15 output load circuit i/o 14.5k 30pf v cc v ss 14.5k output test points input v cc v ss ac test inputs are driven at v cc for a logic 1 and v ss for a logic 0. input timing begins at v cc /2, and output timing ends at v cc q/2. input rise and fall times (10% to 90%) < 5ns. v cc q/2 v cc /2 figure 14 ac input/output reference waveform note: 1. v pp = v pp 2 is a maximum of 10 cumulative hours.
30 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory dc characteristics 1 parameter symbol min max units notes input low voltage v il 0 0.4 v 2 input high voltage v ih v cc q - 0.4v v cc qv2 output low voltage v ol ? 0.10 v i ol = 100a output high voltage v oh v cc q - 0.1v ? v i oh = -100a v pp lockout voltage v pplk ? 0.4 v v pp during program/erase operations v pp 1 0.9 2.2 v v pp 2 11.4 12.6 v v cc program/erase lock voltage v lko 1?v input leakage current i l ?1a output leakage current i oz ?1a v cc asynchronous random read, 70ns cycle i cc 1 ? 15 ma 3, 4 v cc page mode read current, 70ns/30ns cycle i cc 2 ? 5 ma 3, 4 v cc burst mode read current , 18.5ns cycle i cc 3 ?10ma4 v cc standby current i cc 4 ?50a v cc program current i cc 5 ?55ma v cc erase current i cc 6 ?65ma v cc erase suspend current i cc 7 ?50a5 v cc program suspend current i cc 8 ?50a5 read-while-write current i cc 9 ?80ma v pp current i pp 1 (read, standby, erase suspend, program suspend) v pp v cc ?1a v pp v cc ? 200 a note: 1. all currents are in rms unless otherwise noted. 2. v il may decrease to -0.4v and v ih may increase to v cc q + 0.3v for durations not to exceed 20ns. 3. aps mode reduces i cc to approximately i cc 4 levels. 4. test conditions: vcc = v cc (max), ce# = v il , oe# = v ih . all other inputs = v ih or v il . 5. i cc 7 and i cc 8 values are valid when the device is deselected. any read operation performed while in suspend mode will have an additional current draw of suspend current (i cc 7 or i cc 8 ). capacitance (t a = +25oc; f = 1 mhz) parameter/condition symbol typ max units input capacitance c 7 12 pf output capacitance c out 912pf
31 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory asynchronous read cycle timing requirements 1 mt28f322d20 (v cc = 1.80v?2.25v) and MT28F322D18 (v cc = 1.70v?1.90v) -70 -80 parameter symbol min max min max units address setup to adv# high t avs 10 10 ns ce# low to adv# high t cvs 10 10 ns read cycle time t rc 70 80 ns address to output delay t aa 70 80 ns ce# low to output delay t ace 70 80 ns adv# low to output delay t aadv 70 80 ns adv# pulse width low t vp 10 10 ns adv# pulse width high t vph 10 10 ns address hold from adv# high t avh 3 3 ns page address access t apa 30 30 ns oe# low to output delay t aoe 25 30 ns rst# high to output delay t rwh 200 200 ns ce# or oe# high to output high-z t od 15 25 ns output hold from address, ce# or oe# change t oh 0 0 ns note: 1. see figures 15 and 16 for timing requirements and load configuration.
32 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory burst read cycle timing requirements 1 (mt28f322d20) -705 -804 parameter symbol min max min max units clk period t clk 18.5 25 ns clk high (low) time t kp 5 7.5 ns clk fall (rise) time t khkl 3 5 ns address valid setup to clk t aks 7 7 ns adv# low setup to clk t vks 7 7 ns ce# low setup to clk t cks 9 13 ns clk to output delay t aclk 15 20 ns output hold from clk t koh 3.5 5 ns address hold from clk t akh 10 10 ns clk to wait# delay t khtl 15 20 ns ce# high between subsequent synchronous reads t cbph 20 20 ns note: 1. see figures 15 and 16 for timing requirements and load configuration. burst read cycle timing requirements 1 (MT28F322D18) -705 -804 parameter symbol min max min max units clk period t clk 19.2 25 ns clk high (low) time t kp 5 7.5 ns clk fall (rise) time t khkl 3 5 ns address valid setup to clk t aks 7 7 ns adv# low setup to clk t vks 7 7 ns ce# low setup to clk t cks 9 13 ns clk to output delay t aclk 17 20 ns output hold from clk t koh 3.5 5 ns address hold from clk t akh 10 10 ns clk to wait# delay t khtl 15 20 ns ce# high between subsequent synchronous reads t cbph 20 20 ns
33 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory write cycle timing requirements -70/-80 parameter symbol min max units high recovery to we# going low t rs 150 ns ce# setup to we# going low t cs 0 ns write pulse width t wp 50 ns adv# pulse width t vp 10 ns data setup to we# going high t ds 50 ns address setup to we# going high t as 50 ns adv# setup to we# going high t vs 50 ns address setup to adv# going high t avs 10 ns ce# hold from we# high t ch 0 ns data hold from we# high t dh 0 ns address hold from we# high t ah 1.5 ns address hold from adv# going high t avh 3 ns write pulse width high t wph 30 ns rst# pulse width t rp 100 ns wp# setup to we# going high t rhs 0 ns v pp setup to we# going high t vps 200 ns write recovery before read t wos 50 ns wp# hold from valid srd t rhh 0 ns v pp hold from valid srd t vpph 0 ns we# high to data valid t wb t aa + 50 ns erase and program timing requirements -70/-80 parameter typ max units 4kw block program time 40 800 ms 32kw block program time 320 6,400 ms word program time 8 10,000 s 4kw block erase time 0.3 6 s 32kw block erase time 0.5 6 s program suspend latency 510s erase suspend latency 520s chip programming time (apa) 20 s
34 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory single asynchronous read operation valid address undefined t od t aa t ace t oh a0?a20 oe# ce# we# v ih v il v ih v il v ih v il v ih v il v ih v il t rc wait# v oh v ol t rwh adv# v ih v il dq0 ? dq15 rst# v oh v ol valid output high-z t aoe read timing parameters mt28f322d20 (v cc = 1.80v?2.25v) MT28F322D18 (v cc = 1.70v?1.90v) -70 -80 symbol min max min max units t aa 70 80 ns t ace 70 80 ns t aoe 25 30 ns t rc 70 80 ns -70 -80 symbol min max min max units t rwh 200 200 ns t od 15 25 ns t oh 0 0 ns
35 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory asynchronous page mode read operation valid address valid address valid address valid address valid output valid output valid output valid output undefined t od t aa t ace t oh t apa t aoe a0?a2 oe# ce# we# v ih v il v ih v il v ih v il v ih v il v ih v il valid address a3?a20 v ih v il wait# v oh v ol t rwh adv# v ih v il dq0 ? dq15 rst# v oh v ol high-z t rc read timing parameters mt28f322d20 (v cc = 1.80v?2.25v) MT28F322D18 (v cc = 1.70v?1.90v) -70 -80 symbol min max min max units t aa 70 80 ns t ace 70 80 ns t apa 30 30 ns t aoe 25 30 ns -70 -80 symbol min max min max units t rc 70 80 ns t rwh 200 200 ns t od 15 25 ns t oh 0 0 ns
36 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory single synchronous read operation a0?a20 v ih v il adv# v ih v il ce# v ih v il oe# v ih v il we# v ih v il wait# dq0 ? dq15 v oh v ol clk v ih v il undefined v oh v ol t aks t vp t aoe t vks t akh t aa t aadv valid output valid address high-z t vph t avh t koh t oh t aclk t od t cvs t cks t ace read timing parameters mt28f322d20 (v cc = 1.80v?2.25v) -705 -804 symbol min max min max units t aks 7 7 ns t vks 7 7 ns t cks 9 13 ns t aclk 15 20 ns t koh 3 5 ns t akh 10 10 ns t cvs 10 10 ns t aa 70 80 ns t ace 70 80 ns t aadv 70 80 ns t vp 10 10 ns t vph 10 10 ns t avh 3 3 ns t aoe 25 30 ns t od 15 25 ns t oh 0 0 ns read timing parameters MT28F322D18 (v cc = 1.70v?1.90v) -705 -804 symbol min max min max units t aks 7 7 ns t vks 7 7 ns t cks 9 13 ns t aclk 17 20 ns t koh 3 5 ns t akh 10 10 ns t cvs 10 10 ns t aa 70 80 ns t ace 70 80 ns t aadv 70 80 ns t vp 10 10 ns t vph 10 10 ns t avh 3 3 ns t aoe 25 30 ns t od 15 25 ns t oh 0 0 ns
37 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory 4-word synchronous burst operation a0 ? a20 v ih v il adv# v ih v il ce# v ih v il oe# v ih v il we# v ih v il wait# dq0?dq15 v oh v ol clk v ih v il undefined v oh v ol t aks t vp t aoe t vks t akh t aa t aadv valid output valid output valid output valid output valid address high-z t vph t avh t oh t koh t aclk t cvs t cks t ace t od read timing parameters mt28f322d20 (v cc = 1.80v?2.25v) -705 -804 symbol min max min max units t aks 7 7 ns t vks 7 7 ns t cks 9 13 ns t aclk 15 20 ns t koh 3 5 ns t akh 10 10 ns t cvs 10 10 ns t aa 70 80 ns t ace 70 80 ns t aadv 70 80 ns t vp 10 10 ns t vph 10 10 ns t avh 3 3 ns t aoe 25 30 ns t od 15 25 ns t oh 0 0 ns read timing parameters MT28F322D18 (v cc = 1.70v?1.90v) -705 -804 symbol min max min max units t aks 7 7 ns t vks 7 7 ns t cks 9 13 ns t aclk 17 20 ns t koh 3 5 ns t akh 10 10 ns t cvs 10 10 ns t aa 70 80 ns t ace 70 80 ns t aadv 70 80 ns t vp 10 10 ns t vph 10 10 ns t avh 3 3 ns t aoe 25 30 ns t od 15 25 ns t oh 0 0 ns
38 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory continuous burst read showing an output delay with rcr8 = 0(1) a0 ? a20 v ih v il adv# v ih v il ce# v ih v il oe# v ih v il we# v ih v il wait# dq0 ? dq15 v oh v ol clk v ih v il undefined v oh v ol t aclk t koh t khtl t khtl valid output valid output valid output valid output invalid output t clk t kp t khkl note: 1. t clk = 19.2ns (min) for the MT28F322D18 device. 2. t aclk = 17ns (max) for the MT28F322D18 device. read timing parameters mt28f322d20 (v cc = 1.80v?2.25v) -705 -804 symbol min max min max units t clk 18.5 25 ns t kp 5 7.5 ns t khkl 3 5 ns t aclk 15 20 ns t koh 3.5 5 ns t khtl 15 20 ns read timing parameters MT28F322D18 (v cc = 1.70v?1.90v) -705 -804 symbol min max min max units t clk 19.2 25 ns t kp 5 7.5 ns t khkl 3 5 ns t aclk 17 20 ns t koh 3.5 5 ns t khtl 15 20 ns
39 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory two-cycle programming/erase operation valid address valid address valid address undefined t ch t ch t rhs t ds t avs t avh a0?a20 oe# ce# we# v pp rst# wp# v ih v il v ih v il v ih v il v ih v il v ih v il v ih v il v ipplk v il v ipph t as t ah t wph t wp t rs cmd t vph t wos adv# v ih v il t vp t vs t cs t wb cmd/ data cmd/ data dq0 ? dq15 v ih v il t rhh t vps t vpph status high-z -70/-80 symbol min max units write timing parameters -70/-80 symbol min max units t rs 150 ns t cs 0 ns t wp 70 ns t vp 10 ns t ds 70 ns t as 70 ns t vs 70 ns t avs 10 ns t ch 0 ns t dh 0 ns t ah 1.5 ns t avh 3 ns t wph 30 ns t vph 10 ns t rhs 0 ns t vps 200 ns t wos 50 ns t rhh 0 ns t vpph 0 ns t wb t aa + 50 ns
40 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory reset operation read and write timing parameters -70/-80 -70/-80 1.80v?2.25v 1.70v?1.90v symbol min max min max units t rwh 200 200 ns t rp 100 100 ns oe# dq0 ? dq15 v ih v il rst# v ih v il ce# v ih v il v oh v ol t rwh t rp
41 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory table 15 cfi offset data description 00 2ch manufacturer code 01 b4h top boot block device code b5h bottom boot block device code 02 ? 0f reserved reserved 10, 11 0051, 0052 ?qr? 12 0059 ?y? 13, 14 0003, 0000 primary oem command set 15, 16 0039, 0000 address for primary extended table 17, 18 0000, 0000 alternate oem command set 19, 1a 0000, 0000 address for oem extended table 1b 0017 v cc min for erase/write; bit7?bit4 volts in bcd; bit3?bit0 100mv in bcd 1c 0022 v cc max for erase/write; bit7?bit4 volts in bcd; bit3?bit0 100mv in bcd 1d 00b4 v pp min for erase/write; bit7?bit4 volts in hex; bit3?bit0 100mv in bcd 1e 00c6 v pp max for erase/write; bit7?bit4 volts in hex; bit3?bit0 100mv in bcd 1f 0003 typical timeout for single byte/word program, 2 n s, 0000 = not supported 20 0000 typical timeout for maximum size multiple byte/word program, 2 n s, 0000 = not supported 21 0009 typical timeout for individual block erase, 2 n ms, 0000 = not supported 22 0000 typical timeout for full chip erase, 2 n ms, 0000 = not supported 23 000c maximum timeout for single byte/word program, 2 n s, 0000 = not supported 24 0000 maximum timeout for maximum size multiple byte/word program, 2 n s, 0000 = not supported 25 0003 maximum timeout for individual block erase, 2 n ms, 0000 = not supported 26 0000 maximum timeout for full chip erase, 2 n ms, 0000 = not supported 27 0016 device size, 2 n bytes 28 0001 bus interface x16 = 1 29 0000 flash device interface description 0000 = async 2a, 2b 0000, 0000 maximum number of bytes in multi-byte program or page, 2 n 2c 0003 number of erase block regions within device (4k words and 32k words) 2d, 2e 002f, 0000 top boot block device erase block region information 1, 8 blocks ? 0007, 0000 bottom boot block device erase block region information 1, 8 blocks ? 2f, 30 0000, 0001 top boot block device ?..of 8kb 0020, 0000 bottom boot block device ?..of 8kb 31, 32 000e, 0000 top boot block 15 blocks of ?. 000e, 0000 bottom boot block 15 blocks of ?. 33, 34 0000, 0001 ??64kb 35, 36 0007, 0000 top boot block device ?..48 blocks of 002f, 0000 bottom boot block device ?..48 blocks of (continued on next page)
42 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory table 15 cfi (continued) offset data description 37, 38 0020, 0000 top boot block device ??64kb 0000, 0001 bottom boot block device ??64kb 39, 3a 0050, 0052 ?pr? 3b 0049 ?i? 3c 0030 major version number, ascii 3d 0031 minor version number, ascii 3e 00e6 optional feature and command support 3f 0003 bit 0 chip erase supported no = 0 40 0000 bit 1 suspend erase supported = yes = 1 41 0000 bit 2 suspend program supported = yes = 1 bit 3 chip lock/unlock supported = no = 0 bit 4 queued erase supported = no = 0 bit 5 instant individual block locking supported = yes = 1 bit 6 protection bits supported = yes = 1 bit 7 page mode read supported = yes = 1 bit 8 synchronous read supported = no = 0 bit 9 simultaneous operation supported = yes = 1 42 0001 program supported after erase suspend = yes 43, 44 0003, 0000 bit 0 block lock status active = yes; bit 1 block lock down active = yes 45 0018 v cc supply optimum, 00 = not supported, bit7?bit4 volts in bcd; bit3?bit0 100mv in bcd 46 00c0 v pp supply optimum, 00 = not supported, bit7?bit4 volts in bcd; bit3?bit0 100mv in bcd 47 0001 number of protection register fields in jedec id space 48, 49 0080, 0000 lock bytes low address, lock bytes high address 4a, 4b 0003, 0003 2 n factory programmed bytes, 2 n user programmable bytes 4c 0003 background operation 0000 = not used 0001 = 4% block split 0002 = 12% block split 0003 = 25% block split 0004 = 50% block split 4d 0072 burst mode type 0000 = no burst mode 00x1 = 4 words max 00x2 = 8 words max 00x3 = 16 words max 001x = linear burst, and/or 002x = interleaved burst, and/or 004x = continuous burst 4e 0002 page mode type 0000 = no page mode 0001 = 4-word page 0002 = 8-word page 0003 = 16-word page 0004 = 32-word page 4f 0000 not used
43 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory note: 1. all dimensions in millimeters. 2. package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side. 58-ball fbga 0.80 0.075 .10 c c solder ball material: eutectic 63% sn, 37% pb or 62% sn, 36% pb, 2% ag solder ball pad: ? .27mm ball #1 id encapsulation material: epoxy novolac substrate: plastic laminate 0.75 typ 12.00 .10 4.50 1.50 (4x) support balls (4x) 2.25 0.05 6.00 0.05 ball #1 id 0.75 typ 3.50 0.05 2.625 0.05 5.25 7.00 0.10 0.35 typ 58x ? 1.20 max seating plane ball a8 solder ball diameter refers to post reflow condition. the pre-reflow diameter is ? 0.33 c l c l ball a1 8000 s. federal way, p.o. box 6, boise, id 83707-0006, tel: 208-368-3900 e-mail: prodmktg@micron.com, internet: http://www.micron.com, customer comment line: 800-932-4992 micron and the m logo are registered trademarks and the micron logo is a trademark of micron technology, inc. data sheet designation no mark: this data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.
44 2 meg x 16 async/page/burst flash memory micron technology, inc., reserves the right to change products or specifications without notice. mt28f322d20fh_4.p65 ? rev. 4, pub. 7/02 ?2002, micron technology, inc. 2 meg x 16 async/page/burst flash memory revision history rev. 4 ......................................................................................................................... ........................................................... 7/02 removed preliminary designation updated status register section updated command descriptions updated read-while-write/eraseconcurrency section updated timing diagrams changed interpage read access voltage from 1.70v to 1.80v changed intrapage read access voltage from 1.90v to 2.20v rev. 3, preliminary ............................................................................................................................... ......................... 3/02 added note 4 to dc characteristics table rev. 2, preliminary ............................................................................................................................... ......................... 1/02 added -70 and -80 speed grades for the MT28F322D18 removed -90 speed grade updated dc characteristics table updated cfi table updated t ah and t rwh specifications changed data sheet from advance to preliminary original document, rev. 1, advance ............................................................................................................................ 7/0 1

▲Up To Search▲

Price & Availability of MT28F322D18

	To Download MT28F322D18 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .